Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revisionBoth sides next revision | ||
| getting_started_example [2019/09/24 15:49] – [Digital IO] ba | getting_started_example [2021/09/14 12:51] – ↷ Links adapted because of a move operation ba | ||
|---|---|---|---|
| Line 11: | Line 11: | ||
| The digital IO lines are controlled trough integer controls on the FPGA interface. One bit stands for a specific input, output or direction line. The integer values are built using the boolean array to integer conversion. The IOs are forwareded trough the FPGA and can all be controlled in the RT application. | The digital IO lines are controlled trough integer controls on the FPGA interface. One bit stands for a specific input, output or direction line. The integer values are built using the boolean array to integer conversion. The IOs are forwareded trough the FPGA and can all be controlled in the RT application. | ||
| - | See [[gpio_3o5V|general purpose high speed I/O]], [[gpio_input30V|rugged digital input]], and [[gpio_oc|rugged open collector output]] fro more information about specification and usage. | + | See [[zsom: |